Hackernews posts about RISC
RISC is an acronym for Reduced Instruction Set Computing, referring to a computer architecture that simplifies instruction sets to improve processing efficiency and performance.
- 31Show HN: Our space game has a built-in RISC-V emulator that runs Linuxagainstallodds.games
- 32
- 33Every Nvidia GPU has 10 to 30 RISC-V cores inside itwww.xda-developers.com
- 34Arbel: Building the Impossible RISC-V CPUwww.nextsilicon.com
- 35YuzukiNeko – A Linux-Capable Allwinner F101 RISC-V SBCwww.cnx-software.com
- 36
- 37
- 38
- 39
- 40Canonical Evolution of Enterprise Open Source RISC-V at Hot Chips 2026www.servethehome.com
- 41Canonical Evolution of Enterprise Open Source RISC-V at Hot Chips 2026www.servethehome.com
- 42
- 43
- 44RISC-V emulator in pure Nixgithub.com
- 45Infineon RISC-V for Automotive at Hot Chips 2026www.servethehome.com
- 46Where Will RISC-V Be in 20 Years? Poll Resultsthechipletter.substack.com
- 47
- 48
- 49RISC-V: What next after RVA23?ubuntu.com
- 50EpicSemi Contrail AIX RISC-V Serverswww.epicsemi.com
- 51
- 52
- 53Show HN: A browser IDE for m68000, Z80 assembly (and more), with graphicsasm-editor.specy.app
- 54Show HN: I made a tiny MoE/Engram viz toolsw-ml-study.github.io
· edit